A reversible processor architecture and its reversible logic design

Michael Kirkedal Thomsen; Holger Bock Axelsen; Robert Glück

doi:10.1007/978-3-642-29517-1_3

A reversible processor architecture and its reversible logic design

Michael Kirkedal Thomsen, Holger Bock Axelsen, Robert Glück

Department of Computer Science

14 Citations (Scopus)

Abstract

We describe the design of a purely reversible computing architecture, Bob, and its instruction set, BobISA. The special features of the design include a simple, yet expressive, locally-invertible instruction set, and fully reversible control logic and address calculation. We have designed an architecture with an ISA that is expressive enough to serve as the target for a compiler from a high-level structured reversible programming language.

All-in-all, this paper demonstrates that the design of a complete reversible computing architecture is possible and can serve as the core of a programmable reversible computing system.

Original language	English
Title of host publication	Reversible Computation : Third International Workshop, RC 2011, Gent, Belgium, July 4-5, 2011. Revised Papers
Editors	Alexis De Vos, Robert Wille
Number of pages	13
Publisher	Springer
Publication date	2012
Pages	30-42
ISBN (Print)	978-3-642-29516-4
ISBN (Electronic)	978-3-642-29517-1
DOIs	https://doi.org/10.1007/978-3-642-29517-1_3
Publication status	Published - 2012
Event	3rd International Workshop on Reversible Computation - Gent, Belgium Duration: 4 Jul 2011 → 5 Jul 2011 Conference number: 3

Conference

Conference	3rd International Workshop on Reversible Computation
Number	3
Country/Territory	Belgium
City	Gent
Period	04/07/2011 → 05/07/2011

Series	Lecture notes in computer science
Volume	7165
ISSN	0302-9743

Access to Document

10.1007/978-3-642-29517-1_3

Cite this

Thomsen, M. K., Axelsen, H. B., & Glück, R. (2012). A reversible processor architecture and its reversible logic design. In A. De Vos, & R. Wille (Eds.), Reversible Computation: Third International Workshop, RC 2011, Gent, Belgium, July 4-5, 2011. Revised Papers (pp. 30-42). Springer. Lecture notes in computer science Vol. 7165 https://doi.org/10.1007/978-3-642-29517-1_3

A reversible processor architecture and its reversible logic design. / Thomsen, Michael Kirkedal; Axelsen, Holger Bock; Glück, Robert.

Reversible Computation: Third International Workshop, RC 2011, Gent, Belgium, July 4-5, 2011. Revised Papers. ed. / Alexis De Vos; Robert Wille. Springer, 2012. p. 30-42 (Lecture notes in computer science, Vol. 7165).

Research output: Chapter in Book/Report/Conference proceeding › Article in proceedings › Research › peer-review

Thomsen, MK, Axelsen, HB & Glück, R 2012, A reversible processor architecture and its reversible logic design. in A De Vos & R Wille (eds), Reversible Computation: Third International Workshop, RC 2011, Gent, Belgium, July 4-5, 2011. Revised Papers. Springer, Lecture notes in computer science, vol. 7165, pp. 30-42, 3rd International Workshop on Reversible Computation, Gent, Belgium, 04/07/2011. https://doi.org/10.1007/978-3-642-29517-1_3

@inproceedings{9af465e793e44bc393401d3d89dd5cf8,

title = "A reversible processor architecture and its reversible logic design",

abstract = "We describe the design of a purely reversible computing architecture, Bob, and its instruction set, BobISA. The special features of the design include a simple, yet expressive, locally-invertible instruction set, and fully reversible control logic and address calculation. We have designed an architecture with an ISA that is expressive enough to serve as the target for a compiler from a high-level structured reversible programming language.All-in-all, this paper demonstrates that the design of a complete reversible computing architecture is possible and can serve as the core of a programmable reversible computing system.",

author = "Thomsen, {Michael Kirkedal} and Axelsen, {Holger Bock} and Robert Gl{\"u}ck",

year = "2012",

doi = "10.1007/978-3-642-29517-1_3",

language = "English",

isbn = "978-3-642-29516-4",

series = "Lecture notes in computer science",

publisher = "Springer",

pages = "30--42",

editor = "{De Vos}, Alexis and Robert Wille",

booktitle = "Reversible Computation",

note = "3rd International Workshop on Reversible Computation, RC 2011 ; Conference date: 04-07-2011 Through 05-07-2011",

}

TY - GEN

T1 - A reversible processor architecture and its reversible logic design

AU - Thomsen, Michael Kirkedal

AU - Axelsen, Holger Bock

AU - Glück, Robert

N1 - Conference code: 3

PY - 2012

Y1 - 2012

N2 - We describe the design of a purely reversible computing architecture, Bob, and its instruction set, BobISA. The special features of the design include a simple, yet expressive, locally-invertible instruction set, and fully reversible control logic and address calculation. We have designed an architecture with an ISA that is expressive enough to serve as the target for a compiler from a high-level structured reversible programming language.All-in-all, this paper demonstrates that the design of a complete reversible computing architecture is possible and can serve as the core of a programmable reversible computing system.

AB - We describe the design of a purely reversible computing architecture, Bob, and its instruction set, BobISA. The special features of the design include a simple, yet expressive, locally-invertible instruction set, and fully reversible control logic and address calculation. We have designed an architecture with an ISA that is expressive enough to serve as the target for a compiler from a high-level structured reversible programming language.All-in-all, this paper demonstrates that the design of a complete reversible computing architecture is possible and can serve as the core of a programmable reversible computing system.

U2 - 10.1007/978-3-642-29517-1_3

DO - 10.1007/978-3-642-29517-1_3

M3 - Article in proceedings

SN - 978-3-642-29516-4

T3 - Lecture notes in computer science

SP - 30

EP - 42

BT - Reversible Computation

A2 - De Vos, Alexis

A2 - Wille, Robert

PB - Springer

T2 - 3rd International Workshop on Reversible Computation

Y2 - 4 July 2011 through 5 July 2011

ER -

A reversible processor architecture and its reversible logic design

Abstract

Conference

Access to Document

Fingerprint

Cite this